Degradation of metal-insulator-semiconductor (MIS) capacitors of gold/Parylene-C/Pentacene under constant voltage stress (CVS) was investigated to explore the electrical stability and reliability of Parylene C as a gate dielectric in flexible electronics. A stress voltage of fixed magnitude as high as 20 V, both negative and positive in polarity, was applied to each MIS capacitor at room temperature for a fixed duration as long as 10 s. The CVS effects on the capacitance-voltage curve-shift, the time-dependent leakage current, and the time-dependent dielectric breakdown were measured and analyzed. CVS is observed to induce charge in Parylene-C and its interfaces with gold and Pentacene. The net induced charge is positive and negative for, respectively, negative and positive gate bias polarity during CVS. The magnitude of the charge accumulated following positive gate CVS is significantly higher than that following negative gate bias CVS in the range of 4 to 25 nC cm −2 . In contrast, the leakage current during the negative gate stress is three orders of magnitude higher than that during the positive gate stress for the same bias stress magnitude. The charge buildup and leakage current are due to the trapping of electrons and holes near the Parylene-C/Pentacene interface as well as in the Parylene-C layer. Before the application of the CVS, a dielectric breakdown occurs at an electric field of 1.62 MV cm −1 . After the application of the CVS, the breakdown voltage decreases and the density of the trapped charges increases as the stress voltage increases in magnitude, with the polarity of the trapped charges opposite to that of the stress voltage. The magnitude and direction of the capacitancevoltage curve-shift depend on the trapping and recombination of electrons and holes in the Parylene-C layer and in the proximity of the Parylene-C/Pentacene interface during CVS.
Introduction
The stability of flexible devices is a major reliability concern. To enhance environmental stability, passivation/encapsulating layers are used. Another critical reliability concern is device stability against electrical stress. Flexible devices often operate under continuous voltage biases which can affect performance dramatically [1, 2] . The general reason for bias instability is charge trapping [2] ; electrode, insulator, and semiconductor interfaces easily trap charges, resulting in device-parameter shifts and degraded performances. Therefore, processes that take place at bimaterial interfaces must be characterized and controlled.
Parylene C is commonly used as a dielectric material for electronic applications [1, 3, 4, 5, 6, 7, 8, 9] . Pinhole-free films of this polymer function well as protection layers [10] to minimize device degradation caused by exposure to air and moisture. In recent years, this polymer has been used for flexible substrates due to its desirable mechanical properties (yield strength of 55.1 MPa and static Young's modulus of 2.76 GPa) and the ease of deposition in both micrometer-and nanometer-thickness regimes [11] . In addition, we have recently shown that Parylene-C columnar microfibrous thin films are viable candidates for use as interlayer dielectrics [3, 4, 5] .
Moreover, Parylene-C thin films exhibit superior electrical insulation characteristics, high breakdown strength (∼2.5 MVcm −1 ), and low dielectric loss [11] , not only as passivation layers but also as gate dielectrics for organic field-effect transistors (OFETs) [12, 13, 14] . In fact, there is a limited number of materials that can be simultaneously used as a substrate, gate dielectric, and encapsulation layer simultaneously while exhibiting a high-performance level comparable to materials dedicated to a specific application [1, 2] .
Parylene-C films have been extensively studied [1, 12, 13, 14, 15, 16, 17, 18, 19, 20] as gate dielectrics in OFETs. However, very little is known about the electrical stability and reliability of Parylene C and its interfaces with the active layers in these devices. Currentvoltage measurements are commonly made to study the electrical degradation of OFETs under constant-voltage stress (CVS) [20] . However, capacitance-voltage measurements are more sensitive than current-voltage measurements for investigating interface characteristics [21] . In order to address this shortfall, we investigated the electrical stability and reliability of Parylene C as a gate dielectric using capacitance-voltage measurements.
We undertook a systematic analysis of gold/Parylene-C/Pentacene metal-insulatorsemiconductor (MIS) capacitors. In this paper, the effects of CVS, the capacitance-voltage curve-shift, and time-dependent dielectric-breakdown (TDDB) are experimentally analyzed. Needless to add, the gold/Parylene-C/Pentacene system is the heart of the OFET.
Experimental Procedures
P-type silicon (p-Si) substrates were ultrasonically cleaned in an ultrasonic cleaner (2200 Branson, Emerson, St. Louis, MO, USA) using, successively, acetone, DI water, isopropyl alcohol, and DI water for 10 min each. Subsequently, the cleaned substrates were etched for 20 min using a 1:4 mixture of hydrofluoric acid and DI water.
A 150-nm-thick layer of silicon dioxide (SiO 2 ) was then deposited atop the p-Si substrate using a PECVD tool (P-5000, Applied Materials, Santa Clara, CA, USA). Thereafter, a 50-nm-thick adhesion layer of chromium (Cr) was deposited using a sputter tool (Desktop Pro R , Denton Vacuum, Moorestown, NJ, USA). Next, a 150-nm-thick gold (Au) layer was sputtered on top of the Cr layer using the same tool.
Pentacene was purified in gradient-temperature sublimation system (MK-5024-S, Lindberg Electric, Watertown, WI, USA) and then loaded in a tubular chamber. A thermal gradient was maintained along that chamber maintained at about 10 −5 Torr pressure. The material was sublimated at 300
• C and re-condensed down the tube at 165
• C in order to drive out impurities. A 150-nm-thick layer of purified Pentacene was then deposited atop the Au layer via vacuum thermal evaporation (Amod, Angstrom Engineering, Kitchener, ON, Canada) at a rate of 0.2 nm s −1 . During that process, the Au/Cr/SiO 2 /p-Si structure was fixed to a rotating chuck and maintained at 0
• C in a chamber with a base pressure of 10 −7 Torr. A 200-nm-thick insulating layer of Parylene C was deposited on top of the Pentacene layer using a physicochemical vapor deposition technique. An aluminum-foil boat loaded with 0.2 g of commercial Parylene-C dimer (980130-C-01LBE, Specialty Coatings and Systems, Indianapolis, IN, USA) was placed inside the vaporizer of a Parylene Labcoater (PDS2010, Specialty Coatings and Systems, Indianapolis, IN, USA). Parylene-C dimer was first vaporized at 175
• C and then pyrolyzed into a reactive-monomer vapor at 690
• C. The reactivemonomer vapor was diffused onto the Pentacene/Au/Cr/SiO 2 /p-Si structure attached to a rotating platform in a vacuum chamber maintained at 28 mTorr pressure.
Finally, a 150-nm-thick circular disk of Au was sputtered on top of the Parylene-C insulating layer using a shadow mask to form the gate of an Au/Parylene-C/Pentacene capacitor above the Au/Cr/SiO 2 /p-Si bottom structure. The area of the circular disk was set as 7.1×10 −2 cm 2 . Capacitance-Voltage (C-V) measurements were carried out using a Precision LCR Meter (HP 4284, Hewlett-Packard, Palo Alto, CA, USA), while the parallel mode of 'C-D' option was selected. These measurements were made at 100 kHz frequency and room temperature with an applied gate voltage V g ∈ [−2, 2] V and an oscillating voltage signal V ac = 24 mV.
Using a Semiconductor Parameter Analyzer (HP 4155C, Hewlett-Packard, Palo Alto, CA, USA), we measured the time-dependent leakage current I stress as a function of time t while a stress voltage V stress ∈ {±10, ±15, ±20} V was being applied at room temperature. A fresh Au/Parylene-C/Pentacene/Au/Cr/SiO 2 /p-Si structure was used for every value of V stress .
Results

Capacitance-voltage characterizations before CVS
The measured C-V characteristics of an Au/Parylene-C/Pentacene capacitor at 100 kHz are shown in Fig. 1 . As this sample was not subjected to CVS, it served as our control sample. Its C-V characteristics were measured in small voltage sweeps from ±2 V to ∓2 V. The capacitance shows an apparent transition from accumulation to depletion. A small hysteresis is evident, the C-V curve-shift ∆V of 150 mV being very small [22, 23] .
An MIS capacitor is generally modeled as two capacitors in series: the insulator capacitance C i and the semiconductor-depletion-layer capacitance C s [21, 22, 24] ; hence, the capacitance For V g > 0, the measured capacitance reaches a constant value equivalent to C given by Eq. 1. In contrast, for V g < 0, the capacitance saturates to a value close to
where o = 8.854 × 10 −14 F cm −1 is the permittivity of vacuum. The Parylene-C layer is of thickness d = 200 nm and the top-electrode area A = 7.1 × 10 −2 cm 2 . Figure 2 shows the C-V curves measured at 100 kHz in Au/Parylene-C/Pentacene capacitors after the room-temperature application of (a) V stress ∈ {−10, −15, −20} V and (b) V stress ∈ {10, 15, 20} V for duration t stress = 10 s. After the 10-s application of V stress ≷ 0, a C-V curve-shift ∆V ≷ 0 is observed for all three values of |V stress |, which suggests a positive (resp. negative) charge buildup in the insulator of the MIS capacitor during the application of positive (resp. negative) CVS. For the same |V stress | and t stress , |∆V | is higher for V stress > 0 than for V stress < 0.
MIS capacitor characterizations under CVS 3.2.1. Capacitance-voltage characterizations after CVS
Time-dependent leakage current under CVS
The time-dependent leakage current I stress was measured as a function of t ∈ [1, 11] s during the application of CVS on MIS capacitors for V stress ∈ {±10, ±15, ±20} V. The data presented in Fig. 3 show that I stress is larger for larger |V stress | . For the same |V stress |, I stress is lower by three orders of magnitude for V stress > 0 than for V stress < 0. Irrespective of the polarity of V stress , I stress decays as t increases. 
TDDB characterization after CVS
The TDDB characteristics of the Au/Parylene-C/Pentacene capacitors were obtained by recording the current-voltage (I-V) response before and after the 10-s application of V stress > 0. Before CVS, the I-V curve in Fig. 4(a) shows a dielectric breakdown occurs at an electric field of 1.62 MV cm −1 . This value is comparable to the values of the breakdown electric field E bd in the range 1.9 to 2.2 MV cm −1 reported for 200-nm-thick Parylene-C layers in MIM structures [9, 25] , but for a much smaller gate electrode area of about 3×10
In Fig. 4(b) , measured values of the breakdown field E bd and the time-to-breakdown t bd are plotted as functions of V stress ∈ {5, 10, 15, 20} V. Time-to-breakdown t bd is the time it takes for the Parylene C to breakdown under the application of each V stress .
As expected, both E bd and t bd decrease as V stress > 0 increases. The value of E bd decreases from 1.62 MV cm −1 for the control sample (i.e., V stress = 0) to 1.04 MV cm
for the sample stressed with V stress = 20 V. Furthermore, t bd decreases from 1005 s for the control sample to 104 s for the sample stressed with V stress = 20 V. 
Discussion
The C-V characteristics of organic-based MIS capacitors are limited by contact injection [21, 26, 27, 28, 29] . The C-V curve obtained in Fig. 1 can be explained in terms of charge accumulation arising from injection and contained within the semiconductor layer.
For V g > 0, a thin accumulated layer of injected holes occurs at the Au/Pentacene interface, while the Parylene-C/Pentacene interface is depleted and devoid of any significant free charge carriers. As a result, a depletion layer is created inside the Pentacene. Hence, the capacitance is given by C in Eq. 1. For V g < 0, an accumulation of holes occurs near the interface of Pentacene/Parylene-C. As V g further increases to more negative values, C s increases and C approaches C i given by Eq. 2.
The C-V curve shifts observed in Fig. 2 are attributed to charge buildup ∆Q t in Parylene C [30, 31] . Charges of three different provenances are associated with ∆Q t [30, 31] ; i.e., Here, Q m is the charge density of mobile positive charges located in the bulk of the insulator and arising from ionic impurities such as Na + . The effect of these charges can be seen as a hysteresis in the C-V curve when sweeping V g in a negative-positive-negative loop. Also, Q b is the charge density of charges trapped in the bulk insulator. It can be either negative or positive, depending on whether holes or electrons are trapped. Q i is the charge density of charges trapped in the semiconductor/insulator interface. It can also be either negative or positive. Because these charges are trapped at the interface, Q i has the largest effect on ∆V .
As can be deduced from Fig. 1 , Q m is negligibly small because a very small hysteresis (∆V = 150 mV) is detected as the gate voltage is swept from −2 V to +2 V to −2 V. Hence, Q m plays no role in the charge buildup observed in Parylene C after the application of CVS so that
Let us now attempt a quantitative analysis of ∆Q t and its dependence on V stress and t stress . Accordingly [32] , Table 1 provides the values of ∆Q t for V stress ∈ {±10, ±15, ±20} V. Clearly, the charge buildup are positive for V stress < 0 but negative for V stress > 0. Furthermore, for fixed |V stress |, the charge buildup is more than twice in magnitude for V stress > 0 than for V stress < 0. Table 1 : C-V curve-shift ∆V of and the charge buildup ∆Q t in a Au/Parylene-C/Pentacene MIS capacitor subjected to V stress ∈ {±10, ±15, ±20} V for t stress = 10 s. During the time that V stress < 0, electrons are injected from the gate and holes are injected from the layer of accumulated holes near the Parylene-C/Pentacene interface. Electrons and holes transiting the Parylene-C layer can be trapped at defect sites and give rise to charge buildup. It is apparent from Table. 1 that hole trapping dominates and the net charge buildup is positive for V stress < 0.
In contrast and during the time that V stress > 0, holes are only injected from the gate into Parylene-C. The resulting hole-leakage current is observed to be much smaller than I stress shown in Fig. 3(a) . This is because a significant portion of the applied V stress is dropped across the depleted (i.e., devoid of charge carriers) layer near the Pentacene/Parylene C interface; much less hole transport takes place across Pentacene for V stress > 0. However, the charge-buildup sign is negative, which may indicate that the observed charge buildup is not entirely due to the trapping of charge carriers (electrons and holes) but could also be caused by defect generation. Presumably, these generated defects are electrons traps that are populated during the application of V stress .
The I-V curve in Fig. 4(a) shows a dielectric breakdown occurs at an electric field of 1.62 MV cm −1 . This breakdown may indicate the formation of a defect-related conduction path [33, 34] . In other words, a higher applied voltage could induce defects that eventually form different conducting paths from the gate to the semiconductor in the Au/Parylene-C/Pentacene structure.
As shown in Fig. 4(b) , the decrease in E bd suggests that more/longer conductive paths are formed with increasing V stress > 0. Conductive paths result from defect-generation processes and, hence, more defects are presumably generated as V stress further increases to higher values. This deduction is in agreement with earlier inference from Table 1 that defect generation dominates over charge trapping during V stress > 0.
Concluding Remarks
A systematic analysis of the reliability of Au/Parylene-C/Pentacene MIS capacitors under constant-voltage stress was performed, with focus on the effects of CVS on the stability of Parylene C as a gate dielectric. 200-nm-thick Parylene-C thin films were utilized as gatedielectric layers of Au/Parylene-C/Pentacene MIS capacitors. Measurements and analysis of the C-V curve-shift, the time-dependent leakage current, and the time-dependent dielectric breakdown were performed before and after application of CVS. Positive and negative stress voltages of the same magnitude were applied for 10-s duration.
A summary of our results is as follows:
• The MIS capacitance shows an apparent transition from accumulation to depletion.
• The C-V curve-shift is higher for positive stress voltage than for negative stress voltage of the same magnitude.
• The time-dependent leakage current for positive stress voltage is three orders of magnitude lower than for negative stress voltage.
• The charge density of trapped charges increases with the stress voltage, the polarity of the trapped charges being opposite to the polarity of the stress voltage.
• As the application of CVS increases, the breakdown voltage decreases as does the time to breakdown. Therefore, our main conclusions are as follows:
• The C-V characteristic can be explained in term of accumulation charges within the semiconductor layer.
• This accumulation charge is due to contact injection.
• Inside the insulating layer,the charge buildup resulting from the accumulation of trapped charges affects the stability of the the MIS capacitor by shifting its C-V curve.
• The shift of the C-V curve is attributed to the trapping and recombination of electrons and holes inside Parylene C and its interface with Pentacene.
• The dielectric-breakdown mechanism is defect dominated.
Overall, the buildup of trapped charges in the Parylene-C layer and near the Parylene-C/Pentacene interface plays a major role in the degradation of Au/Parylene-C/Pentacene capacitors. Our analysis in this paper provides a first-level understanding of the charge buildup in Au/Parylene-C/Pentacene capacitors and, perhaps, will serve as the basis of future studies on the defect-generation process and the trapping of charge carriers within the insulator layer in OFETs.
